Low power high speed I/O interfaces in 0.18 μm CMOS
نویسندگان
چکیده
The design and implementation of a low power high speed differential signaling input/output (I/O) interface in 0.18um CMOS technology is presented. The motivations for smaller signal swings in transmission are discussed. The prototype chip supports 4 Gbps data rate with less than 10mA current at 1.8V supply according to Cadence Spectre post-layout simulations. Performance comparisons between the proposed device and other signaling technologies reported recently are given.
منابع مشابه
Design High Speed, Low Noise, Low Power Two Stage Cmos Operational Amplifier
The objective of this paper is to design a Low-Voltage, Low-Power and High-Gain Operational Amplifier used for high speed compensated CMOS op-amp which specifies open loop circuit parameters to obtain enhanced gain, settling time and closed loop stability An Op-Amp is designed in a 0.18 μm standard digital CMOS Technology The low noise high speed Op-Amp is designed using 180nm CMOS technology a...
متن کاملLow Power Dynamic CMOS Full-Adder Cell
In this paper a new area efficient, high-speed and ultra-low power 1-bit full adder cell is presented. The performance: power, time delay and power delay product (PDP) of the proposed adder cell has been analyzed in comparison with the four existent low-power, high-speed adders. The circuits being studied are optimized for energy efficiency at 0.18-μm CMOS process technology and intensive simul...
متن کاملA 0.17-nJ/Pulse IR-UWB Receiver Based on Distributed Pulse Correlator in 0.18-μm Digital CMOS
This paper presents a low power impulse-radio ultra-wideband (IR-UWB) receiver based on a reconfigurable, high speed analog correlator called distributed pulse correlator (DPC). The DPC incorporates built-in local template pulse generation, and hence significantly reduces the power consumption and circuit complexity of the analog correlation receiver. A chip prototype of the IR-UWB receiver was...
متن کاملLow Power High Speed 3-2 Compressor
This paper describes a new design of low power 3-2 compressor circuit for high speed multipliers. Power consumption of proposed 3-2 compressor circuit varies from 0.355 nW to 1.6964 nW and delay varies from 2.0390 ns to 2.0224 ns. Further, power delay product of proposed circuit varies from 7.23×10 -18 (J) to 34.30×10 -18 (J) with varying supply voltage from 1.8V to 3.3V. The proposed compresso...
متن کاملHigh-Speed and Low-Power Flash ADCs Encoder
This paper presents a high-speed, low-power and low area encoder for implementation of flash ADCs. Key technique for design of this encoder is performed by convert the conventional 1-of-N thermometer code to 2-of-M codes (M = ¾ N). The proposed encoder is composed from two-stage; in the first stage, thermometer code are converted to 2-of-M codes by used 2-input AND and 4-i...
متن کامل